ABSTRACT This paper proposes a method of correcting the nonlinear parasitic capacitor of the input pair of comparator in successive approximations analog-to-digital converters (SAR ADCs). The correction method is proposed for the conventional binary-weighted capacitor array topology used in most of high resolution and high speed SAR ADCs. The effects of dynamic capacitor mismatch are first analyzed and then two feasible correction schemes are proposed to mitigate the impact of the nonlinear parasitic capacitor of the comparator. To verify the effectiveness of the proposed method, we designed a SAR ADC in a CMOS 40 nm process and characterized the design by intensive post-simulations. With the proposed correction schemes, the SFDR and SNDR of the SAR ADC increase about 7 and 4 dB, respectively, the differential nonlinearity and integral nonlinearity after calibration are improved from 1.00 and 3.81 to 0.67 LSB/0.57 LSB and 1.46 LSB/0.77 LSB, respectively.
I. INTRODUCTION
Since the development of the first SAR ADC (successive approximations analog-to-digital converter), ADC performance has been greatly improved. With CMOS process scaling down, SAR ADCs are among the most popular converters [1] due to its energy efficiency. However, there are many non-ideal factors limiting the SAR ADC's speed and dynamic performance, such as capacitor mismatch [2] - [4] , KT/C noise [5] , parasitic capacitors at top plate [6] , the nonlinear parasitic capacitors [7] , [8] , etc..
For high-speed and high-precision SAR ADCs, comparators based on low-gain and high-bandwidth preamplifiers are often required. Parasitic capacitors of the input pairs of the comparator are MOS transistor capacitors, which are nonlinear capacitors [8] . When shrinking the DAC (digital-toanalog convertor) unit capacitor to the level of dozens to hundreds of aF for high speed, the input parasitic capacitor of the comparator should be considered. In the worst case, the non-linearity of input capacitor will directly affect the comparator comparison results, so as to affect ADC dynamic and static performance. Especially, because the comparator parasitic capacitance is dependent on the gate voltage, the varying of the input signal amplitude will dynamically change the parasitic capacitors' values. As a result, the high harmonic energy peaks in the output spectrum of the ADC will increase. Meanwhile, the capacitance of a MOS transistor is dependent on its bias voltage and the device's threshold voltage V th , of which both are sensitive to the process, voltage and temperature (PVT) variation. Therefore, it is very challenging to address the former mentioned issue of comparator parasitic capacitance for designing a high-resolution and high-speed SAR ADCs.
In order to solve the issue of nonlinear parasitic capacitors at the input of the comparator, the influence of the nonlinear capacitor on the ADC performance is firstly investigated in a traditional binary-weighted capacitor array based SAR ADC. It is found that the nonlinear parasitic capacitors are most likely to generate the error results, especially when the comparator's differential inputs become close to each other around the common-mode voltage. Secondly, two feasible correction schemes are deduced theoretically based on mechanism how the parasitic capacitor affects the ADC's performance. In the proposed method, the parasitic nonlinear capacitor at each end of the input pair of comparator is compensated by an additional MOS transistor capacitor which has the opposite device type to the input MOS transistor, so that the overall effective capacitance is approximately linear over the entire input voltage range. Finally, a 12-bit SAR ADC with a sampling rate of 100 MHz/s was implemented with the proposed two correction schemes in a commercial 40 nm CMOS process. Intensive post-layout simulation has been done to verify the effectiveness of the proposed correction methods.
II. EFFECTS OF NONLINEAR PARASITIC CAPACITOR
In the study, the fully-differential configuration is selected due to the benefits of improved common-mode noise rejection, a doubling of the signal voltage range, and a reduction of even harmonic distortion. Fig. 1 shows a conventional Nbit fully differential SAR ADC with binary-weighted capacitor array, which consists of N+1 capacitors for each side, C 1 ∼ C N and C s . In addition to the DAC capacitors, there are some parasitic capacitors due to the signal traces and the input pair transistors, such as C fix and C var , where C fix is a fixed capacitor, and C var is a variable capacitor [9] . In the SAR ADC, C var is the MOS transistor capacitor of the differential input pair. The total operating region of a MOS transistor is divided into four parts, namely, the 1st, the 2nd, the 3rd and the 4th region as Fig. 2 shown. In the standard CMOS process, MOS transistor devices are almost operating in the third and fourth regions. The parasitic C var changes a lot quickly in these two regions, especially close to the threshold voltage V th . In the conventional ADC, according to charge conservation, the output voltages V XP,i and V XN ,i of DAC in the i-th phase are
and
where
C tot,p and C tot,n are the sum capacitance of the two sides of DAC; D k is the result of the k-th bit; D k = 1 or -1;C k,p and C k,n are the k-th capacitor of two sides. To simplify the following analysis, we assume C tot,p = C tot,n = C tot , and C fix,p = C fix,n = C fix , which do not result in a comparison error. 
Actually C var,i,p and C var,i,n varies in the i-th phase. The differential voltage V IN ,i (dotted line) can be expressed as In above both cases, the following condition exists:
When V IN ,i is larger than the resolution of comparator, the result of comparator in the i-th phase is wrong, as Fig. 3 shown.
The error-free boundary condition is
. That is to say the size of the hazardous area window is −V IN ,i , where v xp,i and v xn,i are both close to their common voltage V CM . In the process of successive approximation, the error in each quantization cycle is related to input signal amplitude and the phase when the error occurred. Therefore, the quantization error is large at some input amplitudes and small at the other amplitudes. Usually the range of errors is several LSB.
At the same time, the corresponding proportion of each capacitor in i-th phase can be expressed as
For simplicity, by assuming C i,p = C i,n = C i , the relative proportions of the capacitor can be described by
where i = 2:N and w 1 = 1. It is noted that w i varies with C var,i,p and C var,i,n in quantization phases.
As mentioned previously, C var,i,p and C var,i,n are MOS transistor capacitors which depends on the bias of the transistors. These capacitors are dependent on V XP or V XN which are related to the input signal amplitude. Thus w i is a dynamic weight which is closely related to the input signal amplitude. Thus it is impossible to correct the bit-weight mismatch by using the known capacitor mismatch correction method reported in [10] - [12] . Also considering the relationship between w i and the input signal amplitude, the input signal modulates the bit-weight, resulting in higher order harmonics.
Actually, due to the variation of C var in each bit-phase, the actual V CM changes in the corresponding bit-phase. According to [13] , the variety of common mode voltage has an effect on offset and noise of the comparator. Larger variety of V CM can cause larger offsets and noise. To achieve high resolution and high speed, a stable common voltage and bitweight during bit-phases is essential to SAR ADC design. 
III. THE CORRECTION TECHNIQUE OF NONLINEAR PARASITIC CAPACITOR
To achieve high resolution and high speed, we use the comparator consisting of a preamplifier and a dynamic latch [14] , [15] . Fig. 4 shows the schematic of the comparator with the calibration capacitors. The structure of the preamplifier is chosen to balance the settling time and responding time. During the reset phase, the outputs of the preamplifier are equalized by M 4 . This is beneficial to the next settling when the differential input voltage changes from large signal to small signal. Considering the power efficiency, a dynamic latch is used in the comparator to save power consumption. VOLUME 6, 2018 For reducing the circuit noise, the comparator uses a p-type MOS input pair.
As proved in Section II, the variable capacitor C var has effect on the performance of SAR ADC. Therefore, it needs to be calibrated by the proposed calibration capacitors. According to (9) , the first item is the ideal relative weight, and the second item is the enlargement or reduction factor. To ensure that the variation of C var doesn't affect the result of comparator, the following formula needs to be established.
Equation (10) can also be expressed as
The variable parasitic capacitors of input differential pair can be described as
C var,i,n = C var,n + C var,i,n (13) where C var,p and C var,n are the fixed part of C var ; and C var,i,p and C var,i,n are the variable parts of C var . In practice, C var,i,p C tot + C fix + C var,p and C var,i,n C tot + C fix + C var,n . So by ignoring the smallest variables in a multiplication, we can derive
While
Equation (11) can be simplified as
To meet the requirement described by (16), we define two viable options as
Firstly, to meet the conditions in Option 1, a PMOS transistor is needed to act as a calibration capacitor C cal . As Fig. 5 shown, the size of C cal is twice as large as that of the PMOS transistor capacitor C var , and C cal uses the biasing condition of the second region. When the two capacitors are connected in parallel, the equivalent capacitance is almost a constant (C tot1 ), which is not affected by the effective gate voltage V eff , where
Secondly, to meet the conditions in Option 2, a NMOS capacitor is also needed to act as C cal . As Fig. 6 shown, the size of C cal is the same as that of the PMOS capacitor C var , where C cal uses the biasing condition of the third and fourth regions. When the two capacitors are connected in parallel, the equivalent capacitor is almost a constant (C tot2 ), which is also not affected by V eff .
In the two options, C cal are all biased by adjustable voltage V cal . The V cal can be adjusted by 6-bit digital control codes under different working conditions (from V DD to V DD -|V th | in Option 1 and from 0 to V th in Option 2) to find the best biasing condition and assure that it stays in the best region (the second region in Option 1 and the third and fourth region in Option 2). Due to the calibration capacitor, the total parasitic capacitor C cv follows a linearship over the entire range [16] . Thus the results of comparator are no longer affected by C var .
IV. SIMULATION RESULTS
A 12-bit 100 MS/s SAR ADC with a binary capacitor array is implemented based on 40 nm process, where V reft = 1.1 V; V refb = 0 V; V DD = 1.1 V; C fix = 100 fF and C u = 80 aF. The value of the unit capacitor C u is considered for compromise between KT/C noise and DAC settling time in each phase where C tot,p = C tot,n = 328 fF. In the proposed comparator as Fig. 4 shown, the sizes of M 5 and M 6 are W/L = 20 * 1.5 um/120 nm, resulting in C min = 20 fF and C max = 50 fF. And the sizes of the calibration devices M 5c and M 6c are W/L = 2 * 20 * 1.5 µm/120 nm and W/L = 1 * 20 * 1.5 µm/120 nm in Option 1 and Option 2, respectively. The layout of the ADC is shown in Fig. 7 . Fig. 8(a) , the common voltage V CM of DAC output is given. The differences of V CM between the other three cases and the ideal case are 2.4 mV, 1.8 mV and 0 mV, respectively. In Fig. 8(b) , it is the differential voltage V XP -V XN and the output codes of comparator.
Without calibration, the output code error is 3 LSB; with calibration Option 1, the code error is reduced to 1 LSB; and with calibration Option 2, the error is reduced to zero. In Option 1, the total parasitic capacitor exhibits a linear relationship with the effective gate voltage. According to (6) , V CM correspondingly increases and is greater than the increased magnitude where no correction is conducted. However in Option 2, the total parasitic capacitor remains essentially constant over the entire gate voltage range. According to (6) , V CM also remain almost unchanged. Fig.9(a) shows result between the wocal and the ideal; Fig.9 (b) shows result between the wical1 and the ideal; and Fig.9 (c) shows result between the wical2 and the ideal. The delta and mean of errors are 2.252 LSB and 0.159 LSB, 0.446 LSB and 0.019 LSB, 0.425 LSB and -0.011 LSB, respectively. In Fig.9 (b) and Fig.9 (c) , the delta and the mean of error are all much smaller than those in Fig.9 (a) . After calibration by using Option 1 and Option 2, the linearity of parasitic capacitors is much improved. The probability of error and the amount of error are greatly reduced. And according to Fig. 5 and Fig. 6 , it is clear that the capacitor in Option 2 remains essentially unchanged. The linearity is better than that in Option 1 which leads to smaller error. Also, the error occurs periodically, which confirms that the error is closely related to the magnitude of the input signal. Fig. 10 and Fig. 11 show the output spectrum (1024 point FFT, the frequency and amplitude of the input signal are 49.12 MHz and −1 dBFS). calibration of Option 2, the SFDR and SNDR increase to 84.87 dB and to 70.47 dB, and the maximum DNL and INL decrease to 0.57 LSB and to 0.77 LSB, respectively.
V. CONCLUTION
In this paper, the effects of dynamic capacitor mismatch in SAR ADC are analyzed in detail, and two efficient nonlinear capacitor calibration schemes for high resolution and high speed SAR ADCs are presented. A 12-bit SAR with a sampling rate of 100 MHz/s was implemented on a 40 nm CMOS process and verified with post-simulations. 
